

FIG. 1




FIG. 2A




FIG. 2B

"Patent" 6659200




FIG. 3





FIG. 4

GENERAL RANGING PROCESS

FIG. 5A






FIG. 5B

"Patent" 665360




FIG. 5C

TELECOMMUNICATIONS




FIG. 6
DEAD RECKONING RE-SYNC





FIG. 7
PRECURSOR EMBODIMENT



RU MODEM
FIG. 8

FIG. 9




FIG. 9

FILE NO. 6233260




FIG. 10




FIG. 11




FIG. 12

FIG. 13




FIG. 14

F06740 6E5360




FIG. 15





FIG. 16



PREFERRED TRELLIS ENCODER
FIG. 17




FIG. 18

0000	111	111	
0001	001	111	= 1 - j
0010	001	001	= 1 + j
0011	111	001	= -1 + j
0100	011	111	= 3 - j
0101	001	011	= 1 + 3*j
0110	101	001	= -3 + j
0111	111	101	= -1 - 3*j
1000	011	011	= +3 + 3*j
1001	101	011	= -3 + 3*j
1010	101	101	= -3 - 3*j
1011	011	101	= 3 - 3*j
1100	111	011	= -1 + 3*j
1101	101	111	= -3 - j
1110	001	101	= 1 - 3*j
1111	011	001	= 3 + j

FIG. 19

INFORMATION
VECTOR [B]
FOR EACH
SYMBOL

ORTHOGONAL
CODE MATRIX

$$\begin{array}{c}
 483 \\
 481
 \end{array}
 \begin{bmatrix}
 0110 \\
 1111 \\
 1101 \\
 0100 \\
 \vdots
 \end{bmatrix}
 \times
 \begin{bmatrix}
 C_{1,1} & C_{1,2} & \dots & C_{1,144} \\
 C_{2,1} & C_{2,2} & \dots & C_{2,144} \\
 \vdots & \vdots & \vdots & \vdots
 \end{bmatrix}$$

FIG. 20A

$$\begin{array}{c}
 \text{REAL} \\
 \text{PART OF} \\
 \text{INFO} \\
 \text{VECTOR} \\
 [b] \text{ FOR} \\
 \text{FIRST} \\
 \text{SYMBOL}
 \end{array}
 \begin{array}{c}
 405 \\
 \begin{bmatrix}
 +3 \\
 -1 \\
 -1 \\
 +3
 \end{bmatrix}
 \end{array}
 \cdot
 \begin{array}{c}
 \begin{bmatrix}
 1 & 1 & 1 & 1 \\
 -1 & -1 & 1 & 1 \\
 -1 & 1 & -1 & 1 \\
 -1 & 1 & 1 & -1
 \end{bmatrix}
 \\
 407 \\
 \text{CODE MATRIX}
 \end{array}
 =
 \begin{array}{c}
 \begin{bmatrix}
 4 \\
 0 \\
 0 \\
 -8
 \end{bmatrix}
 \\
 409 \\
 \text{REAL PART OF} \\
 \text{RESULT} \\
 \text{VECTOR}
 \end{array}$$

$[b_{\text{REAL}}] \times [\text{CODE MATRIX}] = [R_{\text{REAL}}] = \text{"CHIPS OUT" ARRAY-REAL}$

FIG. 20B

Patent Application No. 2004/0100000

MAPPING FOR FALL-BACK MODE - LSB'S




FIG. 21

MSBs y3 y2	PHASE difference (2nd-1st symbol)	1+jQ WHEN LSB=00	1+jQ WHEN LSB=01	1+jQ WHEN LSB=10	1+jQ WHEN LSB=11
00	0	3-j	1+j3	-3+j	-1-j3
01	90	1+j3	-3+j	-1-j3	3-j
10	180	-3+j	-1-j3	3-j	1+j3
11	-90	-1-j3	3-j	1+j3	-3+j

LSBs y1 y0	PHASE	1+jQ
00	0	3-j
01	90	1+j3
10	180	-3+j
11	-90	-1-j3

LSB & MSB FALLBACK MODE MAPPINGS

FIG. 22

Patent 6,532,600




FIG. 23




FIG. 24




FIG. 25




FIG. 26

FIG. 27





FIG. 27



CU MODEM
FIG. 28




FIG. 29

461 463 465 467 469 471 473 475 477 479 480







FIG. 30




CU RECEIVER
FIG. 31



CU TRANSMITTER
FIG. 32



RU TRANSMITTER
FIG. 33



FRAME
DETECTOR/
RANGING
DETECTOR

FIG. 34

GAP ACQUISITION TIMING




FIG. 35




FIG. 36




FIG. 37
FINE TUNING TO
CENTER BARKER CODE




FIG. 38




FIG. 39




FIG. 40




FIG. 41

FIG. 39

FIG. 42




FIG. 42




FIG. 43






FIG. 44

RU RANGING




RU RANGING
FIG. 45



608 620 622 624 626 628 630 632 634 636 638 640 642 644 646


CU SIDE AUTHENTICATION WITH EDGE PULSES
FIG. 46



CU RANGING AND CONTENTION RESOLUTION

FIG. 47


FIG. 48



CONTENTION RESOLUTION - RU
USING BINARY STACK

FIG. 48

100410 000000



RANGING - RU SIDE
BINARY TREE
ALGORITHM

FIG. 49






FIG. 50

Patent No. 6,253,700



FRAME DETECTOR
 FRAME SYNC/KILOFRAME DETECT

FIG. 51



STATE MACHINE

FIG. 52

PRECHANNEL EQUALIZATION
TRAINING ALGORITHM




FIG. 53A




FIG. 53B

FIG. 53C




FIG. 53C





FIG. 54



SIMPLE CD SPREAD SPECTRUM RECEIVER

FIG. 55





FIG. 56

SIMPLE RU SPREAD SPECTRUM TRANSMITTER



SYNCHRONOUS TDMA SYSTEM

FIG. 57

OFFSET (CHIPS)	1B ASIC		2A ASIC	
	RGSRH	RGSRL	RGSRH	RGSRL
0	0x0000	0x8000	0x0001	0x0000
1/2	0x0000	0xC000	0x0001	0x8000
1	0x0000	0x4000	0x0000	0x8000
-1	0x0001	0x0000	0x0002	0x0000

FIG. 58

TRAINING ALGORITHM

SE FUNCTION






FIG. 59


FIG. 60



2-STEP INITIAL EQUALIZATION TRAINING
FIG. 60



PERIODIC 2-STEP TRAINING ALGORITHM



NOTE:


1. FOR US, USE PR INSTEAD OF CE
2. THE PARAMETERS ARE:

	DS	US
K1	30	30
K2	20	30
N	5	3
M	3	3

FIG. 62

"SECRET" 6639/60

RACM CORRECTION




NOTE: THRLD_{AMP} = TBD
 THRLD_{PHASE} = TBD

ROTATIONAL AMPLIFIER CORRECTION

FIG. 63

"Patent" secured

EQ CONVERGENCE CHECK




NOTE: THRLD_CONVERGE = 10⁻⁵

FIG. 64

FIG. 64

POWER ALIGNMENT FLOW CHART



NOTE: TH = 600H

N = 12

FIG. 65

FIG. 65





FIG. 66



TOTAL TURN AROUND (TTA) IN FRAMES = OFFSET

FIG. 67





FIG. 68

FIG. 69



CONTROL MESSAGE (DOWNSTREAM) AND FUNCTION (UPSTREAM) PROPAGATION IN A 3 FRAMES TTA CHANNEL

FIG. 69

FIG. 70





FIG. 70

"10040" 0633760



OVERALL VIEW OF THE CU SENSING WINDOWS
IN A "BOUNDLESS RANGING" ALGORITHM

FIG. 71

CHIP\FR	1	2	3	4	5	6	7		33
1	0	0	1	0	0	1	1	...	0
2	1	0	0	1	1	1	1	...	
3	0	0	0	1	1	1			
4	0	0	0	1	0	0	0	...	0
5	0	1	0	0	1				
6	0	0	1	1	1				
7	0	0	0	1	1				
8	0	0	0	0	1	0	0	...	

FIG. 72